

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark-Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	ATTORNEY DOCKET NO. CONFIRMATION NO FUJI:203 6219	
10/055,722	01/23/2002	Akio Kitamura	FUJI:203		
. 759	90 05/05/2003				
ROSSI & ASSOCIATES			EXAMINER		
P.O. Box 826 Ashburn, VA 2	20146-0826		FENTY, J	ESSE A	
•			ART UNIT	PAPER NUMBER	
			2815		
			DATE MAILED: 05/05/2003	DATE MAILED: 05/05/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

				(V)~
	Application No.		Applicant(s)	
Office Action Summany	10/055,722	\	KITAMURA, AKIO	
Office Action Summary	Examiner		Art Unit	
The MAU NO DATE of this communication and	Jesse A. Fenty		2815	<u> </u>
The MAILING DATE of this communication app Period for Reply	ears on the cover s	leet with the c	orrespondence address	;
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status	6(a). In no event, however within the statutory minim ill apply and will expire SI cause the application to b	er, may a reply be tim num of thirty (30) days X (6) MONTHS from ecome ABANDONE	ely filed s will be considered timely. the mailing date of this commun O (35 U.S.C. § 133).	ication.
1) Responsive to communication(s) filed on 14 F	<u>ebruary 2003</u> .			
2a)⊠ This action is <b>FINAL</b> . 2b)□ Thi	s action is non-fina	al.		
3) Since this application is in condition for allowa closed in accordance with the practice under E Disposition of Claims				rits is
4)⊠ Claim(s) <u>1-8 and 11</u> is/are pending in the appli	cation			
4a) Of the above claim(s) is/are withdraw		ion.		
5) Claim(s) is/are allowed.				
6)⊠ Claim(s) <u>1-8 and 11</u> is/are rejected.				
7) Claim(s) is/are objected to.				
8) Claim(s) are subject to restriction and/or	election requirem	ent.		
Application Papers				
9)☐ The specification is objected to by the Examiner	•			
10) The drawing(s) filed on is/are: a) accept	ted or b) objected	to by the Exar	niner.	
Applicant may not request that any objection to the		-	• •	
11) The proposed drawing correction filed on			ved by the Examiner.	
If approved, corrected drawings are required in rep		n.		
12) The oath or declaration is objected to by the Exa	aminer.			
Priority under 35 U.S.C. §§ 119 and 120				
13) Acknowledgment is made of a claim for foreign	priority under 35 (	J.S.C. § 119(a)	)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:				
1. Certified copies of the priority documents				
2. Certified copies of the priority documents		• • • • • • • • • • • • • • • • • • • •		
<ul> <li>3. Copies of the certified copies of the priori</li> <li>application from the International Burn</li> <li>* See the attached detailed Office action for a list of</li> </ul>	eau (PCT Rule 17	.2(a)).		9
14) Acknowledgment is made of a claim for domestic	priority under 35	U.S.C. § 119(e	) (to a provisional appli	ication).
a) ☐ The translation of the foreign language prov 15)☐ Acknowledgment is made of a claim for domestic	• •			
Attachment(s)	•			
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲 N		(PTO-413) Paper No(s) atent Application (PTO-152)	

Art Unit: 2815

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-8 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Williams et al. (U.S. Patent No. 5,541,125) in view of Krivokapic et al. (U.S. Patent No. 6,238,982 B1).

In re claim 1, Williams discloses a semiconductor device, comprising:

A semiconductor substrate (10);

A first later MOS transistor (16V NMOS) and a second lateral MOS transistor (20V NMOS) integrated in the semiconductor substrate, wherein said first MOS transistor has a smaller channel length than said second MOS transistor; and

A punch-through stopper area (P-Well) that surrounds a source area and a drain are of said first MOS transistor and provides a punch-through voltage resistance between said source area and said drain area.

Williams does not expressly disclose the second lateral MOS transistor having a threshold voltage lower than the first lateral MOS transistor. Krivokapic discloses techniques for varying the threshold voltage of lateral MOS transistors such as varying the gate length and doping the channel region (column 5, lines 15-20, 51-66). It would have been obvious to one

Art Unit: 2815

skilled in the art at the time of the invention to further vary the threshold voltages of the lateral MOS transistors disclosed by Williams in a manner disclosed by Krivokapic for the purpose of creating a more diverse integrated circuit structure.

In re claim 2, Williams in view of Krivokapic discloses the device of claim 1. The distinction between the first and second MOS transistors composing digital and analog devices respectively are recitations of the intended use of the claimed device. Terms that simply set forth the intended use, a property inherent in or a function, do not differentiate the claimed composition of these elements from those known to prior art.

In re claim 3, Williams in view of Krivokapic discloses the device of claim 1, wherein a drain area (152) of said second MOS transistor is surrounded by an offset drain area (122) having a lower impurity concentration than the drain are of the second MOS transistor.

In re claim 4, Williams in view of Krivokapic discloses the device of claim 3, further comprising a punch-through stopper area (corresponding 122) that surrounds a source area (corresponding 152) of said second MOS transistor and provides a punch-through voltage resistance between the source area of said second MOS transistor and said offset drain area.

In re claim 5, Williams in view of Krivokapic discloses the device of claim 1, further comprising a bipolar transistor integrated in said semiconductor substrate.

In re claim 6, Williams in view of Krivokapic discloses the device of claim 1, further comprising a diode (there are many PN junction-diodes in the device) integrated in said semiconductor substrate.

In re claim 7, Williams in view of Krivokapic discloses the device of claim 1, further comprising a diffusion resistor integrated in said semiconductor substrate.

Art Unit: 2815

In re claim 8, Williams in view of Krivokapic discloses the device of claim 1, wherein said source area includes a source LDD area and said drain area includes a drain side LDD area, and wherein the punch-through stopper area (P-well) has a pocket structure and at encloses the source side LDD area and the drain side LDD area.

In re claim 11, Williams in view of Krivokapic discloses the device of claim 1, further including a well (40) having a lower impurity concentration than that of the puch-through stopper region formed in the substrate, wherein the punch-through stopper area is formed in the well.

## Response to Arguments

3. Applicant's arguments filed 02/14/03 have been fully considered but they are not persuasive.

Applicant argues that Williams does not disclose or teach a second MOS transistor having a larger channel length than a first channel. The transistor with the larger channel length is the 20V DMOS. Incidentally, while "DMOS" sometimes refers to a vertical transistor; in this instance, the 20V DMOS is lateral. The "D" simply relates to the "double diffused" source/drain regions (122, 152).

Second, the Krivokapic is more or less used as a teaching reference to show how threshold voltages may be varied in a transistor device. That the threshold voltages of Williams may be varied by the methods disclosed by Krivokapic mirrors the disclosure of the instant application. On pages 7 and 9 of the instant application, applicant teaches that the threshold voltages "can be set at a low value" by use of the punch-through region. By the same token, the

Art Unit: 2815

device of Williams, disclosing channel lengths of varying lengths similar to the applicant, can have the threshold voltage of each of the transistors varied by means known in the art, for example by varying the dopant concentration of the channel.

### Conclusion

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jesse A. Fenty whose telephone number is 703-308-8137. The examiner can normally be reached on 5/4-9 1st Fri. Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on 703-308-1690. The fax phone numbers for the

Art Unit: 2815

organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-746-3892 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Jesse A. Fenty Examiner Art Unit 2815

JAF May 1 2003

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800